Memristive Transfer Matrices by Mouttet, Blaise
Memristive Transfer Matrices 
Blaise Mouttet 
 
George Mason University, bmouttet@gmu.edu  
 
 
ABSTRACT 
 
An electrical analysis is performed for a memristor 
crossbar array integrated with operational amplifiers 
including the effects of parasitic or contact resistances. It is 
shown that the memristor crossbar array can act as a 
transfer matrix for a multiple input-multiple output signal 
processing system. Special cases of the transfer matrix are 
described related to reconfigurable analog filters, 
waveform generators, analog computing, and pattern 
comparison.      
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1 INTRODUCTION 
 
The memristor (i.e. memory resistor) is a fundamental 
new type of circuit element offering dynamic capabilities 
beyond the static characteristics of ordinary resistors. 
Reference to the theoretical and practical development of 
memristive materials is given by [1-5]. It is notable that, 
while the memristance effect of TiO2 has attracted much 
recent attention based on the publications from HPLabs, 
original research on the memory resistance effects of TiO2 
was performed in the 1960’s [6]. In addition, numerous 
other materials have long been known to exhibit memory 
resistance effects [7], although the connection to the later 
developed memristor theory was not realized until 
recently. It is also worth noting that a similarly named 
“memistor” was developed by Bernard Widrow and Ted 
Hoff in the 1960’s as a component of one of the first 
implementations of a neural network named ADALINE 
[8]. However, the Widrow-Hoff memistor was a 3-
terminal device as opposed to the 2-terminal memristor 
and was implemented using an electroplating cell rather 
than solid state circuitry compatible with integrated circuit 
fabrication.    
 
The most common applications suggested for 
memristors have so far been in the areas of non-volatile 
memory and neuromorphics. However, the market of non-
volatile memory is well-developed with existing solutions 
that continue scaling despite the continual prediction of the 
end to Moore’s Law. In addition, many other more fully 
developed technologies such as phase change memory, 
FeRAM, and MRAM are also competing for non-volatile 
memory market share which will make it very difficult for 
a memristor solution to compete.  
Memristive neuromorphics offers more promise as an 
emerging technology but, lacking an association with any 
existing market need, it has an unclear present value. More 
conventional analog electronics applications may offer an 
easier entry point for memristors into commercial 
products. There has been some analysis given toward 
general analog applications of individual memristors 
[9,10] as well as discussion of analog applications of 
memristor arrays arranged in a crossbar configuration 
[11,12]. However, there has been little analysis of 
memristor crossbar arrays integrated with analog 
electronics. Section 2 describes a design approach to 
analog circuitry based on memristor arrays in a crossbar 
configuration integrated with operational amplifiers. 
Section 3 includes an electrical analysis of the memristive 
transfer matrix. Section 4 describes special cases of the 
memristor transfer matrix for specific applications. 
 
 
2 MEMRISTOR TRANSFER MATRIX 
In modern control systems, transfer matrices are used 
to define a functional relationship between a set of input 
signals ui(t) (0 ≤ i ≤ n) and a set of output signals yj(t)  (0 ≤ 
j ≤ m). For linear systems (or linear approximations of 
non-linear systems) this relationship may be written in the 
Laplace domain in terms of a matrix transformation: 
 Yj s =  Tij s Ui(s)i     1 
 
where Tij(s) represents transfer matrix elements. For 
systems having a memory dependence the elements Tij 
need to reflect this memory dependence. When building 
circuits using circuit elements such as resistors, capacitors, 
and amplifiers such memory effects are not readily 
achievable. Software controlled processors are more 
conventionally used to implement such a transfer matrix 
and can provide both adaptability and memory to the 
elements Tij. However, for large matrices high operational 
speeds are required to simultaneously update the matrix 
elements and calculate new output signals resulting in a 
limit to real time response rates. This is in sharp contrast 
with the observed rate of firing of neurons in the human 
brain (<100Hz) which perform pattern recognition and 
real-time response in a fashion far superior to any known 
computer. The implementation of (1) using memristive 
junctions could provide memory to the elements Tij thus 
integrating the adaptability of software solutions with the 
real time response of hardware.  
      For the purposes of this discussion a memristive 
junction is used to refer to a voltage-controlled memristive 
system junction defined by a generalized version of Ohm’s 
law relating a voltage signal v(t) and a current signal i(t) 
such that: 
 
  i t =  v(t)/R(w(t))    2
 
where R(w(t)) is a memristance function dependent upon a 
state parameter w(t) defined in accordance with a 
differential equation having the form: 
 
 
dw (t)
dt
= f(w t , v t )     3 
 
In terms of thin film materials the function f(w(t),v(t)) may 
either represent the voltage dependence of ionic or oxygen 
vacancy drift or the growth rate of metallic filaments in a 
thin film junction. Such functional dependence has been 
shown to obey an exponential dependence by [4] and, 
while high electric fields produce fast switching, small 
signals applied for short durations produce negligible 
alteration the state parameter (i.e. dw/dt=0). Thus for small 
signals the memristive junction may be approximated as a 
linear resistor having a value dependent on the duration 
and amplitude of a previously applied large voltage signal.  
 
      Fig.1 illustrates a memory cell designed for applying 
both programming voltages and small signal voltages to a 
memristive junction. A memristive junction is indicated by 
an impedance value Zij(w) accounting for capacitance as 
well as the programmable resistance of the junction. As 
suggested by [10] a p-type MOSFET is included to 
controllably decrease the resistance of the memristive 
junction while an n-type MOSFET is included to 
controllably increase the resistance. When both transistors 
are in the OFF state a small signal current may be applied 
via diode D. The diode is included in the memory cell to 
prevent sneak current paths when incorporated into a 
crossbar architecture.  
 
      Fig. 2 illustrates a 2x2 signal processing matrix formed 
using the memristive memory cells arranged in a crossbar 
configuration and including operational amplifiers 
connected to the outputs. Parasitic impedances at the input 
to the crossbar are denoted by Zp,in(1) and  Zp,in(2) and 
parasitic impedances at the output of the crossbar are 
denoted by Zp,out(1) and Zp,out(2). The effects of such 
parasitics may be more substantial at the nanoscale in 
which defects and non-negligible contact resistances 
become significant. Row selection transistors are provided 
to control the connection of memristive junctions to 
ground during the programming of the memristive state. 
The operational amplifiers include feedback impedances 
indicated by Zf,out(1) and Zf,out(2).        
 
 
  
3 ELECTRICAL ANALYSIS 
 
Fig. 3 illustrates the electrical diagram of Fig. 2 in 
which the operational amplifiers are represented in terms 
of their input impedances Zop,in, output impedances Zop,out, 
and voltage gains Av. An approximate linear system 
analysis  may be performed assuming that the DC level of 
the input voltages Vin are greater than the diode thresholds 
Vth and that Vin-Vth has a sufficiently small magnitude and 
is applied for a sufficiently short time so as to avoid 
memristance drift. In this case the superposition theorem 
may be applied and the total output signal voltages may be 
calculated as the sum of the partial output voltages 
produced from the individual input voltage signals with the 
other input signal grounded. The relationship between 
column wire voltage Vc and input voltage Vin1 may be 
calculated based on Kirchhoff’s current law applied to the 
column wire (assuming zero current from the reverse 
biased diodes D21 and D22) producing: 
   
Vin 1 − Vc
Zp,in 1
=  
Vc − Vth 11
Z11(w) + Zp,out 1 + Zop ,in 1||(ZF1 + Zop ,out 1)
+
Vc − Vth12
Z12(w) + Zp,out 2 + Zop ,in 2||(ZF2 + Zop ,out 2)
     (4)
 
from which it is straightforward to calculate Vc in terms of 
Vin1. 
 
For the more general case of a crossbar including N 
columns and M rows the relationship between the input 
voltages and the column wire voltages may be expressed 
as: 
 
 Vin ,i − Vc,i =  αij s (Vc,i − Vth ,ij )j        (5)  
 
where ij is given by:  
 
αij =  
Zp,ini
Zij (w) + Zp,outj + Zop ,inj ||(ZFj + Zop ,outj )
 (6) 
 
and i and j are indices ranging from 1≤ i ≤ N and 1≤ j ≤ M. 
 
Back to the 2x2 case of Fig. 3 an application of 
Kirchhoff’s voltage law from Vc1 on row 1 produces two 
coupled equations: 
  
                   Vc1 − Vth 11 − i1 Z11 w + Zp,out 1 −
                       i1 − i2 Zop ,in 1 = 0   (7) 
  
                      i1 − i2 Zop ,in 1 − i2 Zf1 + Zop ,out 1 −
                          Av (vp − vn) = 0                                      (8)
 
where i1 is the current flowing through the memristive 
junction, i2 is the current flowing through the feedback 
impedance of the operational amplifier connected to row 1, 
and vp-vn is the differential voltage between the non-
inverting and inverting input terminals of the operational 
amplifier which is amplified by Av at the output. The 
differential voltage may also be expressed in terms of the 
current as: 
 
  vp − vn =  i1 − i2 Zop ,in 1 .    9
 
and the output voltage Vout1 may be calculated based on 
the amplified differential voltage.   
 
The result of this analysis produces an amplified 
differential voltage equal to: 
 
Vout =      
Zf,1 + Zop ,out 1
1 − Av
Av
+
Zf1 + Zop ,out 1
Av Zop ,in 1
 
x                               (10)
 
Vc,1 − Vth 11
Z11 w + Zp,out 1 + Zop ,in 1 −
Zop ,in 1
2(1 − Av )
Zop ,in 1 1 − Av + Zf1 + Zop ,out 1
 
 
For an ideal operational amplifier in which Zop,in1=∞, Av 
=∞, and Zop,out1=0 this simplifies to: 
 
   
Vout 1 = −
Zf,1
Z11 w + Zp,out 1
 Vc,1 − Vth ,11 .    (11) 
   
Applying the superposition theorem for a MxN crossbar 
(11) may be generalized to find the total output voltage 
signals based on all of the input signals applied 
simultaneously: 
 
Vout ,j = − 
Zf,j
Zij w + Zp,outj
 Vc,i − Vth ,ij 
i
.   (12) 
 
where Voutj is the operational amplifier output from the 
jth row. In cases where the coefficients ij from (6) are 
negligible (which may be designed by increasing the sum 
of the crossbar output impedances and op-amp feedback 
impedances relative to the crossbar input impedances) the 
column voltages reduce to the input voltages and (12) is 
representative of a signal transfer matrix as in (1) where 
the memristive resistance states Zij(w) effectively 
determine the magnitude of the elements of the transfer 
matrix. 
 
4 APPLICATIONS 
 
Several possible applications of memristive transfer 
matrices were discussed at the 1
st
 Memristor and 
Memristive Systems Symposium [13].  Depending on the 
resistive and/or capacitive values of the fixed impedances 
different functionalities can be achieved as explained 
below.   
 
4.1 Programmable Analog Filters 
In the case where the impedances are chosen such that 
ij are negligibly small (e.g. |Zp,ini|<<|Zp,outj+Z,Fj|), the 
output impedance of the crossbar are purely resistive 
(Zp,outj=Rp,outj), and the feedback impedances ZF,j of the 
operational amplifiers are implemented by resistors RF,j in 
parallel with capacitors CF,j Eq.(12) expressed in the 
Laplace domain reduces to: 
 
    
Vout ,j(s)
= − 
RF,j
 1 + sRF,jCF,j (Zij w + Rp,outj )
Vin ,i(s)
i
  (13) 
 
where Vin,i(s) represents the LaPlace Transform of the 
small signal inputs and Vout,j(s) represents the Laplace 
Transform of the small signal outputs. The transfer matrix 
elements of (13) are representative of a low pass filter 
having a tunable gain dependent upon the memristive 
states Zij(w).  
        
     In a similar case to that above but in which the output 
impedance of the crossbar are implemented by capacitors 
(Zp,outj=Cp,outj) and the feedback impedances Zf,j of the 
operational amplifiers are implemented by resistors RF,j 
Eq.(12) may be expressed in the Laplace domain as: 
 
    
Vout ,j(s) = − 
sRF,jCp,outj
sZij w Cp,outj + 1
Vin ,i s 
i
    (14) 
 
The transfer matrix elements of (14) are representative of a 
high pass filter having a tunable half-power frequency 
dependent upon the memristive states Zij(w). By cascading 
multiple memristive transfer matrices which perform the 
operations of (13) and (14) bandpass filters may be 
constructed in which both amplitude and frequency tuning 
can be performed.  
  
4.2 Waveform Generators 
If the signal voltage inputs to the columns wires of the 
memristive transfer matrix include a relative delay period 
T between adjacent rows and resistors (Rf,j, Rp,outj) are 
used for the feedback impedance and crossbar output 
impedance (12) reduces to: 
  
vout ,j t = − 
Rf,j
Zij w + Rp,outj
vin  t − iT 
i
.   (15) 
 
For this implementation the memristive states can be used 
to determine modified pulse trains based on the basic pulse 
train in which the amplitude of pulses are modified based 
on the magnitude of Zij(w).  In a similar case in which the 
input signals are harmonics of a sine wave having an 
angular frequency  (12) reduces to: 
 
vout ,j t = − 
Rf,j
Zij w + Rp,outj
sin iωt 
i
.   (16) 
 
In this implementation tuning of the memristance states 
may be used in the generation of approximate Fourier 
series representations of periodic signals.    
 
4.3 Analog Arithmetic 
For the purposes of analog arithmetic the high 
resistance state of a memristive junction may represent a 
logic 0 in which very little current is passed while the low 
resistance state of the memristance junction may be 
represent a logic 1. In this case each column of the 
crossbar may be interpreted as storing a binary string 
representative of a numerical value and selection of the 
input voltages to the columns may be used to control a 
summation operation. In order to separate the crossbar 
rows from a least significant value to a most significant 
value precision resistors at the outputs of the crossbar may 
be set to multiples of  2 times the feedback resistance 
(Rp,outj = 2
j
Rf,j). In this case (12) reduces to: 
  
vout ,j t = − 
1
Zij w /Rf,j + 2j
vin ,i t 
i
.   (16) 
 
This implementation produces analog output signals 
having a magnitude in proportion to the summation of the 
memristive states of the crossbar rows. Further discussion 
of this approach to analog arithmetic is found in [14]. 
 
4.4 Pattern Comparison 
In terms of binary logic the comparison between two 
individual bits (A,B) is performed using the XNOR 
function:  
 
 X = AB + A B    17
 
where X = 1 when A and B are identical and X = 0 when 
A and B are different. A more generalized comparison 
function may be defined between M strings of binary data 
Aij wherein each string has a length N and a string of 
binary data Bi having a length N where 1< i <N and 
1<j<M: 
 
   Xj =   Aij Bi + A ij B i i .   18
In this case Xj is an integer ranging from 0 to N depending 
upon the number of bits in Ai and Bi which are identical. 
The function of (18) may be implemented using two 
memristive transfer matrices each performing the function  
(12) but with complementary resistance states in which bit 
patterns Aij and its complement (not Aij) are implemented 
by the memristive junctions set to the maximum resistance 
RHIGH (logic 0) or minimum resistance RLOW (logic 1) and 
Bi are implemented by the binary voltage states of the 
input signals and the equivalent inverted pattern (not Bi).  
Further discussion of this implementation is found in [15].
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Fig.1. Memristor memory cell. 
 
 
 
Fig.2. 2x2 Memristor signal transfer matrix. 
 
 
 
 
 
 
 
 
 
 
 
 
  
 
 
 
 
Fig.3. Electrical diagram of 2x2 Memristor signal transfer matrix with Vin2=0. 
 
